discrete form. On-package components not only miniaturize the module, but also minimize or eliminate the need for the discrete components and thereby reduce the assembly time and cost as well. LTCC-based modules demonstrated so far [2] - [4] were dedicated for phase-array applications. The feasibility of implementing a LTCC integrated filter has been demonstrated in [5] , [6] for L-band application. The same concept is now extended for Ku-band applications. This paper demonstrates a development of a compact functional 14 GHz LTCC-based transmitter module suitable for outdoor transmitter units. The module features an integrated stripline filter and MMIC chipsets fabricated in a commercial Triquint's GaAs MESFET processes. Experimental results demonstrate that this transmitter module is suitable for the satellite out door units (ODUs) with data rate up to 32 Mbps and an ACPR of 42 dB.
II. SYSTEM DESIGN CONSIDERATION
In the design of the transmitter module, the main concern is to meet transmit power level and linearity as well as to filter unwanted spurious signals. The system was designed in modular form, consisting of two MMIC chips, an up-converter MMIC and a power amplifier MMIC, and a coupled strip line BPF. Two MMIC chips are mounted and wire-bonded on the LTCC substrate incorporating with an embedded coupled strip line BPF. This configuration was selected to apply the filtering network between two MMICs and to avoid the thermal effect on the up-converter MMIC. The LTCC is composed of 20 layers of Dupont 951 fired ceramic, fabricated by the NSC Corporation. However, only 10 layers are part of this transmitter module. Each layer of the structure is 3.7 mil thick.
The schematic of the implemented double conversion transmitter module is shown in Fig. 1 . The up-converter MMIC consists of an IF amplifier, a dual-gate mixer, a low phase noise VCO, a local oscillator (LO) buffer amplifier and a RF amplifier as shown in Fig. 2 . The PA MMIC consists of a five-stage driver amplifier and a one-stage power amplifier as shown in Fig. 3 . The gain requirement of the up-converter was determined by the IF power available from the IF amplifier and the available LO power. The required output power of the up-converter was determined while overcoming the losses in the BPF and bond wires between MMICs and BPF, which was required to put the driver amplifier and power amplifier in compression. transmitter chain exhibits a total conversion gain of 41 dB and an output power of 26 dBm incorporating the losses and mismatches caused by the bond wires and the filter over a 500 MHz RF bandwidth.
A. Up-Converter MMIC
The dual gate topology provides simplicity, lower distortion, and good LO-IF isolation. Having conversion gain eliminates the need for additional gain stages to compensate for the losses. In this design, good LO to RF isolation and image signal rejection has been achieved through the use of a LTCC BPF at the RF port instead of using balanced mixer topology. The conversion gain and IIP3 at the output RF frequency (14 GHz) are 2 dB and 15 dBm, respectively, at a LO power of 14 dBm, as shown in Fig. 4(a) . Fig. 4(b) shows a LO to RF isolation of 10 dB at an LO frequency from 12 GHz to 14 GHz. To reject the LO feed-through signal at the output, the BPF was inserted between the RF amplifier and the driver amplifier.
The IF amplifier was designed to increase the gain of the dual gate mixer and to produce low noise figure of the entire up-converter, as well as to provide better input matching to the IF port of the mixer. Reactive matching was used to produce good noise figure while sacrificing the broadband input match. Experimental data shows the more than 10 dB gain, 3 to 4 dB noise figure (NF) and IIP3 of 5 dBm between 600 MHz and 1200 MHz. It also shows a wide band output match (S22 10 dB) that can provide wide matching with the IF port of the dual gate mixer. Fig. 5 shows the measured gain and return loss performance from 0.1 to 5 GHz.
The output power of the up-converter has to be sufficient to overcome the loss of a bandpass filter while maintaining the desired output power of the entire module. The RF amplifier with a measured gain of 5 dB and 1-dB compression point of 7 dBm was implemented to increase the conversion gain of the entire up-converter MMIC, and provides a good output matching with the BPF network. The RF amplifier uses a single-stage common-source amplifier topology incorporating reactive matching. The RF amplifier is used to boost the upper side band (USB) output power and also contains a high pass filter network, in its input matching network, to reduce the level of IF signal from the dual gate mixer. Fig. 6 shows the measured gain and return loss performance from 10 to 18 GHz.
The LO signal is generated by an integrated local oscillator and buffer amplifier. This maintains stability of the spurious oscillations over required frequency band. The VCO design utilizes a negative resistance common-gate configuration to generate strong negative resistance by inductive feedback and to facilitate varactor diode tuning and implementation. In this design, the device size is optimized for lower NF in the frequency range. The load impedance is carefully designed to increase the -factor of the resonator. Although a much wider tuning bandwidth can be obtained by placing the varactor on the gate path, the varactor is incorporated in the resonator on the source path to reduce its noise contribution to the VCO [7] . To eliminate undesirable low frequency oscillations, a LC network is also incorporated as a high pass filter on the output path. Fig. 7(a) shows the measured signal spectrum of the VCO over a 5 MHz span showing a phase noise of 110 dBc/Hz at a 1 MHz offset. An excellent measurement of the second harmonic suppression of 40 dB or more was observed across the entire power and frequency range, with no parasitic oscillations detected, as shown in Fig. 7(b) . Fig. 8 shows the measured frequency and output power level as a function of the varactor voltage. A frequency tuning range of 500 MHz, ranging from 11.8 GHz to 13.3 GHz, with uniform phase noise performance was achieved over a tuning voltage range of 1 to 3 volts. In addition to desensitizing the VCO to the external load impedance, the LO buffer amplifier was designed to deliver the required drive power (14 dBm) to the mixer and to provide a good match at the LO port of the mixer. It is essentially responsible to provide an unconditionally stable operation for the up-converter, both in the presence and absence of a LO signal. The LO buffer amplifier provides a measured gain of 7 dB at 13 GHz, and has an input 1-dB compression point of 18 dBm. The measured gain and return loss performance is shown in Fig. 9 .
B. PA MMIC
The driver amplifier specification was derived to maximize the performance of the entire transmitter chain. The output power of the driver amplifier had to be sufficient enough to overcome the loss of a BPF and to drive the power amplifier into saturation from 14 to 14.5 GHz. This output power level was determined to be more than 24 dBm. The required gain for the driver amplifier was determined from the output power of the up-converter and the associated losses of the filter and the bonding wire between them. The anticipated minimum power level available to the driver amplifier is about 5 dBm. Therefore, the driver amplifier required a minimum gain of 25 dB to produce the 20 dBm of output power. In order to meet the specification and allow for process variations, the five-stage amplifier was designed to produce more than 26 dB of small signal gain from 14 to 14.5 GHz. The amplifier incorporated the reactive matching as well as feedback resistance for unconditional stability. The resulting amplifier exhibited 26 dB of gain and return loss of better than 14 dB over the entire frequency band. When driven with 5 dBm, the amplifier provides 21 dBm of output power. The common-source topology and single bias supply scheme with self-biasing network is used to simplify the biasing circuitry. Fig. 10 shows the measured gain and return loss performance. The measurements show a 1-dB compression point of 22 dBm across the required frequency range.
A class-A power amplifier was designed using a nonlinear large signal model (TOM3) and the dynamic load line method. To meet the design goals, a 1.5 mm device was selected for single-ended one-stage common source amplifier design. Lumped elements were used to realize the matching network. The PA exhibits about 6 dB of gain with a 1-dB compression point of 26 dBm and a PAE of 30% as shown in Fig. 11 . For an accurate inductor model, a commercial MoM simulator [8] is used and the distributed effects of metal interconnection in the layout were considered. This MMIC also includes pads for on-wafer testing and shunt capacitors on the bias pads to minimize parasitic effects of the dc probes.
IV. BAND PASS FILTER DESIGN AND MEASURED PERFORMANCE
There are three configurations showing band pass filter response [9] that can be obtained from a pair of coupled strip lines by terminating two of the four ports in either open or short circuits, or by connecting the ends of the lines together. Fig. 12 shows single sections of the three possible coupled line BPFs. In most cases, it is necessary to cascade several segments of the filter in order to obtain the required performance such as bandwidth and insertion loss. Any number of segments can be cascaded when the input and output of a single segment are placed at the opposite side of the strips. But, in Fig. 12(c) , only two segments can be cascaded because the input and output of a single segment are placed at the same end. In addition, it is easier to fabricate filter segments in form of open circuits rather than short circuits. Therefore, Fig. 12(b) is chosen for band pass filter implementation due to its inherent configurations. The image impedance of the coupled strip line filters differs from the characteristic impedance of an isolated strip [9] . Therefore, it is necessary to connect the filter strips with the coupled strips having different widths in order to reduce the loss resulting from mismatch at the terminals.
The BPF for the transmitter module was implemented in a coupled line filter topology on a multi-layer LTCC substrate to suppress the LO signal at 13 GHz and image signal at 12 GHz as well as suppress the harmonics and spurious signals. The number of coupled line segments depends on the filter order needed to meet the bandwidth specifications. Fig. 13 shows the schematic of the implemented LTCC-based three segment folded edge coupled line filter, where the middle segment was deployed perpendicular to the first and third segments for compactness. Eight filters were fabricated; all have the same dimensions for the , , and , strips as well as strips, but have different dimensions for , and . Table I summarizes the comparison between the five filters, including the measured performance in terms of the center frequency , insertion and return losses at , LO rejection performance at 13 GHz, and 3 dB bandwidth. These filters were designed by incorporating a MoM electromagnetic (EM) simulator [8] .
From the summary in Table I , it is obvious that the center frequency depends on , by noting the variation for of 400 MHz among the five filters. The role of , spacing between coupled line affects the bandwidth and of the filter. Also , width of the coupled line, affects the center frequency. From the system point of view, Filter E is selected for module implementation because it meets well all the specifications. It exhibits 3 dB of insertion loss, 20 dB of return loss, and 0.2 dB of gain flatness between 13.9 to 14.4 GHz.
In Fig. 14 , the measurement shows a slightly higher center frequency than simulation results. This can be explained by investigating the actual layout and implementation. In real implementation, via connecting the strip line to CPW is placed on the coupled line with 8 mil apart from the edge of strips because of the design rule for via process. This via location on strips reduced the actual length of the coupled strip line length by 5 to 10 mils. Therefore, the center frequency is expected to increase by the amount of the reduced strip line length. Meanwhile, because of its folded structure, additional coupling between two neighboring segments is expected and results in more parasitic capacitance between them. Therefore the additional coupling can compensate for the increasing effects on center frequency for some amount, which are overall slightly higher than the method of momentum (MoM) simulation results. Two reasons contribute to the discrepancy between measurement and simulation. First, the filter measurement includes the stripline to CPW transition that exhibits additional parasitic mechanisms. The simulation did not consider this transition since considerably more time and memory will be required to take the transition into account. The second reason is the coupling mechanism not modeled in the simulation due to the use of smaller numbers of vias connecting the top and bottom stripline ground planes compared to the actual structures. This was done to save the computational time and memory. Therefore, the mismatch between CPW and strip line transition, via interconnection potentially causes the discrepancy between measurement and simulation. To save the computational time, each filter was simulated with 2 mils 2 mils subsections, and in "memory save mode" utilizing single-precision instead of double-precision variables. To obtain a better accuracy, the use of 1 mil 1 mil subsections and double-precision variables can be used even though more than five times of computing memory is required. Fig. 15(a) shows the layout of the designed coupled strip line filter with a folded edge structure, showing the coupled line trace embedded with 4 layers below the top layer. To allow on wafer characterization using coplanar probes, the input and output have to be on the same top layer which requires a good strip line to CPW transition and exhibits additional parasitic mechanisms. CPW pad for on wafer measurement along with via transition from strip line to CPW is also shown.
It has a compact size of 5.5 mm 3.8 mm 0.7 mm with the CPW pads and 3.8 mm 2.4 mm 0.7 mm without the measurement pads as shown in Fig. 15(b) . An on-board integrated ceramic filter offers an alternative implementation to an on-chip active filtering, with trade-offs in terms of size, loss performance, power consumption and dynamic range. One of the advantages of this configuration is that it can be integrated on the substrate where the MMIC module is mounted without any assembly efforts. The LTCC process uses screen printing as well as low-loss stacked via processes and high conductivity metallization useful for high frequency applications. The substrate material is 3.7 mils thick, 951 stackable ceramic tape from Dupont and fabricated by National Semiconductor Corporation. The metallization of the buried layers is a 7 m thick silver alloy and the surface metallization is a 7 m wire-bondable electroplated gold. A familiar implementation of the distributed filter uses cascaded edge-connected quarter wavelength coupled-lines [10] . The conventional version of such a filter cascades the coupled line segments laterally on a single layer circuit board. Implementation of the filter in a strip line topology is desirable because it allows component placement on the surface layer to be in the same location as the filter in the -direction. This would have been impossible if the filter were implemented in microstrip configuration. The two strip line ground planes are physically connected by vias.
The actual input and output are connected to the RF amplifier and driver amplifier, respectively, from an MMIC transmitter chip sets via wire-bonds. Fig. 16 depicts a cross-section of the LTCC tape stack-up, showing the eight layers used to create a strip line environment. This is a balanced strip line topology in which the coupled line segments are sandwiched by two ground planes at an equal distance of 14.8 mils (four tape layers). The first and third segments of the selected filter E have dimensions of coupled line length, width, and gap of 68, 7, and 6 mils, respectively. The second segment has dimensions of 80, 6, and 18 mils, respectively. Fig. 17 shows the measured insertion loss and return loss of the filter E from frequency range of 10 to 20 GHz. This filter exhibits a maximum insertion loss of 3 dB from 14.0 to 14.5 GHz with the corresponding return loss as high as 20 dB at 14.5 GHz. For a double conversion VSAT scheme, the IF frequency is at 1 GHz, the filter rejection at the image frequency of 12 GHz, and a LO frequency of 13 GHz is about 28 dB, 20 dB, respectively. An improved return loss is expected by adding a 50-strip line segment as an interface, connected by a tapered line segment to the input and the output of the filter to allow for a better impedance match. 
V. LTCC-BASED MODULE DESIGN AND MEASURED
SYSTEM PERFORMANCE A photograph of a implemented LTCC 951 coupon including four different completed transmitter modules and eight different test structures for coupled strip line BPF is shown in Fig. 18 . The module occupies a compact area of 400 310 35.2 mil . Fig. 19 depicts the three-dimensional exploded view of the LTCC module in which the MMIC chips were wire-bonded on the surface. The length of the wire-bond is approximately 40 mil. The estimated loss of 40 mil ball crescent bond wires incorporated in the module at 14 GHz is 2 dB [11] . The filter ground planes were properly connected to the ground pads on the surface layers and are wire-bonded to the ground pads on the MMICs. The filter input was transitioned to the CPW line and wire-bonded to the output of the RF amplifier while the output transition of the CPW was wire-bonded to the input of the driver amplifier. Such a configuration where the filter is integrated between the mixer and the PA was chosen to eliminate the mixer harmonics and the linearity of the transmitter was improved. The transition to CPW also enables separate measurement of the filter. Fig. 20 shows the double conversion transmitter block diagram and output spectrum at the output of each block. The LO and image signal is attenuated after the BPF in the transmitter chain. Fig. 21 shows the measured overall system gain performance with filter characteristics. The entire transmitter chain exhibits a total conversion gain of 41 dB and output power of 26 dBm incorporating the filter and wire-bond losses from 14 GHz to 14.5 GHz and LO rejection of 20 dBc as well as image rejection of more than 40 dBc. Fig. 22 shows the output spectrum of up-converter for a data rate of 4 Mbps and 16 Mbps, respectively. The operability for Ku-band application requires an output power of more than 24 dBm [12] . Spectrum mask for Ku-band system [12] requires relative power spectrum levels of 9, 16, 26 dB at 0.3 , 0.35 , 0.5 frequency offsets from the center frequency, where is defined as the bit rate entering the modulator. Measurement results of the chipset indicate that the output spectrum of the developed module fits well within the specified spectrum mask for the data rates of 64, 128, 192, and up to 32 Mbps as shown in Fig. 23 , making it suitable for satellite outdoor units. ACPR analysis has been performed to estimate the power leakage between adjacent channels due to RF front-end nonlinearities. There are 6 channels within the 210 MHz band as per direct broadcasting satellite (DBS) standard [12] , hence Fig. 24. Fig. 25 shows the measured system level diagram and 1-dB power compression performance of the entire transmitter chain based on the measurement of each transmitter blocks. Table II summarizes the overall system performance of transmitter module.
VI. CONCLUSION
This paper has presented the first demonstration of a compact LTCC-based transmitter module with functional MMICs, which consist of VCO-mixer and PA implemented in a commercial GaAs MESFET technology. The up-converter MMIC demonstrated the conversion gain of 15 dB and IIP3 of 15 dBm. The PA MMIC exhibits the total gain of 31 dB and 1-dB compressed output power of 26 dBm. The compact module was made possible by embedding the filter and thereby reducing the size of the area required by 40% compared to such a module implemented on a typical alumina substrate. The integrated strip line filter inserted between the mixer and the PA demonstrates a low insertion loss of 3.0 dB from 14 to 14.5 GHz. The transmitter module exhibits the total conversion gain of 41 dB and output power of 26 dBm incorporating wire-bond and filter losses. Measured performance of the chipsets indicate that the output power spectral density at various data rates conforms to the spectral mask specification, thereby proving the applicability of the developed transmitter module in the Ku-band satellite communication standard. This ultra-compact module is an attractive solution for low-cost Ku-band satellite outdoor units. These approaches suggest the feasibility of building highly SOP integrated microwave and millimeter wave radio front-end development. He has worked on a ultrathin chip stacking (UTCS) European Project for three year and is currently doing Post-Doctoral work at the Microwaves Applications Group, Georgia Institute of Technology, Atlanta. His research interests include advanced 3-D integration and packaging technologies, RF packaging and RF-MEMS, system-on-package for RF front-end module, and SOI RF circuit design. 
